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Abstract 
In this paper, we highlight some key problems in NoC based architectures that must be addressed before the 
deployment of real-time applications onto these platforms becomes possible. A paradigm shift from function 
centric to data and communication centric approaches is required. Combining hardware and software based 
&#64258;ow-regulation seems to be the only way to ensure that NoCs go beyond the best-effort service and 
address the requirements of diverse applications. 
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I. INTRODUCTION
Technological advances have increased the transistor density, thereby ushering in multi- and more recently many-core systems,
distinguished by the presence of hundreds of cores on a single chip. For such a platform, the Network-on-Chip (NoC) has emerged
as a scalable and efficient interconnect fabric to realize the communication across an ever increasing number of processor
cores, memories, and specialized IP blocks both on- and off-chip. This shift in the interconnect mechanism has overcome the
performance barriers of traditional shared buses that do not scale well and cross-bars that consume a lot of chip resources. Given
the computational capabilities that this platform offers, several applications, with possibly different criticality/safety requirements,
can be consolidated on one platform. System designers have been considering various mechanisms to harness these new platforms;
one among them being virtualization. Virtualization techniques [1] are commonly used to partition one platform into several,
independent, Virtual Machines (VM), with each partition given its own set of physical resources. While virtualization techniques
are mature in single core systems, the clear differences in the processor architectures of many-cores compared to their precedents
requires a different approach: (i) The large number of simple cores diminishes the need of partitioning on core level, i.e. a subset
of cores will be allocated to one partition/application. (ii) The bandwidth on the different links of the NoC, on the other hand,
must be partitioned.
a) Service Guarantees on the NoC: The NoC implemented in today’s many-core processors generally provides services
on a best-effort basis. With the need for guaranteed services, traffic regulation is proposed for flows with real-time constraints. In
order to decrease the hardware complexity, traffic shaping is not implemented within the NoC routers. It is rather implemented
in the source nodes, and thus limits the injection of messages into the NoC. As an example, Kalray’s MPPA 256 processor
provides a hardware based traffic shaper which allows to bound communication times using the (σ, ρ) network calculus [2].
Munk et al. present a software based traffic shaper [3] to allow for guaranteed communication services on many-core processors
without hardware support.
In general, such a traffic shaper is configured with the parameters, Tw (the time window) and Nmax (max. packets). According
to [2], the translation to the (σ, ρ) parameters is done by ρ = Nmax/Tw and σ = Nmax(1 − Nmax/Tw), as shown in Fig. 1.
Once a message is scheduled for transmission, the traffic shaper checks if the number of packets transmitted during the last Tw
cycles plus the number of packets of the scheduled message is less than Nmax. If this is the case the message is sent. Otherwise
the traffic shaper holds the message until the condition is true.
II. CHALLENGES
In this section, we discuss the challenges in deploying applications onto the flow regulated NoC described above. From the
application point of view, the challenge for the hypervisor is to configure the network flow limits across the NoC in such a way
that all the application requirements are met, especially so when there is diversity in the requirements (ranging from soft or hard
timing constraints) and also with varying traffic injection patterns. Though the ability to configure the flow regulation parameters
is a useful feature, setting inappropriate values can have a negative impact on the performance. On the extremities, it could either
lead to over-provisioning of the bandwidth, resulting in an under-utilized platform or it could lead to under-provisioning, resulting
in severe degradation of the application performance (and possibly a violation of the timing constraints). Thus a network-wide
default setting of the flow-limits may not satisfy the requirements of all the hosted applications. Additionally, it needs to be
considered that flow regulation is done only at the source level. Flows, however, might have different paths, periods, and message
sizes.
Designing the network virtualization layer to implement the above can be complex: Firstly it has to provide the basic
functionality which is to abstract the physical network (links, routers, buffers, routing algorithms, etc.) and move it into the
virtualization software layer, making it totally transparent to the user. Secondly, it may be necessary to provide the required
resource reservations on the network for applications with higher priority, either by reserving fixed links and associated buffers
on the network (like virtual circuits), by setting flow regulations as described above, or configuring rules in the routers to enforce
this. All this can be challenging if limited configuration options are provided or it is required to implement it dynamically in the
case of changing traffic loads. Additionally, in order to provide spatial isolation to safeguard some critical applications hosted
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Fig. 1. Limiting the injection rate on the source nodes.
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Fig. 2. Example of unschedulable messages as result of the task mapping.
on particular (safe) guest zones, the hypervisor may also have to restrict traffic from insecure sources from reaching the safe
zones. Given the context above, in the next section we enlist specific open problems that must be addressed.
III. DISCUSSION AND OPEN PROBLEMS
Having traffic regulation on the source nodes enables guaranteed services for the messages on the NoC. However, as discussed
above, the selection of the flow regulation parameters is not trivial. One solution could be to configure individual routers with
different flow limits, but this can be pretty challenging considering the scale and it also clearly needs a fixed application mapping
as a pre-requisite, in order to arrive at an optimal configuration. An uninformed mapping on the other hand may make it infeasible
for the hypervisor to arrive at a network-wide optimal solution. This is for example the case in Fig. 2. The task placement leads
to the message paths of the periodic messages, f1 and f2, with implicit deadlines (Fig 2(a)). Fig. 2(b) depicts an exemplary
worst-case scenario on the channel which is shared by f1 and f2. Since the period T2 is less than the time it takes to transmit
a whole message of f1 across one channel, the configuration is not schedulable. Because the best effort NoCs do not allow
preemptions, traffic regulation can not be used to arrive at a schedulable system.
Software based traffic shaping at flow level, in tandem with the traffic shaping of the outgoing link could be applied in order
to guarantee safe operation of each flow on the NoC. This way, the traffic shaping at flow level is used to limit the bandwidth of
the flow, i.e. protect other parts of the system against malfunctioning. The second level can then be used to shape the outgoing
traffic. Having such a configuration has many similarities to hierarchical scheduling. The period Tw of a traffic shaper could for
example be selected similar to the techniques presented by Shin in [4].
As described above there are certain open problems which need to be addressed. Applications in the context of this paper
can be modeled as a set of periodic tasks Γ = {τ1, τ2, . . . , τn}. Each task can have precedence constraints, data dependencies,
and core affinity, i.e. a task can be required to execute on a certain core. We describe a task thus by the tuple τ = {Ci, Ti, Di},
where Ci is the Worst Case Execution Time (WCET), Ti is the task period, and Di the deadline. Additionally, let us define
the set of cores by pi = {pi1, pi2, . . . pim}. We now define a mapping M from the tasks to cores given by M : Γ 7→ pi. We also
define a network wide flow configuration W : (σ, ρ) at each of the routers in the set {R} given by W 7→ R.
1) Given a network with a fixed flow-limit configurationW 7→ R and a mappingM : Γ 7→ pi, with given traffic characteristics
and timing requirements, determine if all the requirements can be satisfied.
2) Given a mapping M : Γ 7→ pi, find a suitable flow-limit configuration W 7→ R so that the task requirements are met. An
ILP based solution is provided in [2]. A low complexity solution, however, is still an open problem. A solution needs be
scalable as well in order to cope with the large platforms expected in the near future.
3) Given a default flow-limit configuration W 7→ R, find a suitable mapping M : Γ 7→ pi such that all the requirements of
the application are met. This is the inverse case of 2). Such a scenario is important in dynamic systems. Applications need
to be added during runtime, e.g. other applications should not be influenced. Additionally a reconfiguration of all traffic
regulators during runtime is connected with increased overheard.
4) Given no flow-limit configuration, find a suitable task mappingM : Γ 7→ pi such that all the requirements of the application
are met. This is the traditional problem of distributed systems. The regular NoC architecture and other characteristics of the
platform can be exploited when focusing on many-cores. The problem complexity increases given the small and typically
distributed memory close to the compute cores and the large delays when off-chip memory is accessed.
In all the above problems the additional constraints could be (i) presence of interdependent applications (ii) presence of mixed
criticality applications (iii) fixed sized buffer lengths (iv) the need to form isolated islands to minimize interference to critical
applications, (v) presence of heterogeneous cores.
In this paper, we highlighted some key problems in NoC based architectures that must be addressed before the deployment of
real-time applications onto these platforms becomes possible. A paradigm shift from function centric to data and communication
centric approaches is required. Combining hardware and software based flow-regulation seems to be the only way to ensure that
NoCs go beyond the best-effort service and address the requirements of diverse applications.
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